

Comparative Analysis of Two Zero-Current Switching Isolated DC-DC Converters for Auxiliary Railway Supply

POLYTECH.MONS



O. Deblecker, A. Moretti, F. Vallée

Service de Génie Electrique (FPMs) 31, Bd. Dolez 7000 Mons, en collaboration avec Alstom-Transport Belgium
Email: Olivier.Deblecker@fpm.ac.be




papier présenté à la conférence SPEEDAM 2008, à Ischia (Italie) en juin 2008, et publié dans IEEE Trans. on Power Electronics, vol. 23, n°5, Sep. 2008

Contents

Context

- Operating conditions
- First topology analysis
- Second topology analysis
- Comparison
- Conclusion


Currently the electrical separation between the HVS (3 kV dc) and the consumers is realized by heavy and bulky 50 Hz transformers



Belgium: 3 kV dc
Détail: Lignes bleues de la Carte Nationale de Coordonnées Géographiques
+ La politique européenne des transports d'ici l'horizon 2010: 12 heures de chemin + http://www.infra-structure.be/fr/infoc/246/246007/246007.pdf

New APS are considered that consist in soft-switched dc-dc converters and diverse output modules supplied by a common 600 V dc intermediate circuit

Input and output sides are electrically separated by a lightweight medium-frequency (MF) transformer (typ. several kHz)



Comparative analysis between two different topologies of HB-ZCS-PWM dc-dc converters


Operating conditions

Proposed solutions, using 6.5 kV IGBTs, should meet the requirements of operating conditions listed below:


TABLE I OPERATING CONDITIONS	
Maximum output power	P_o 100 kW
DC input voltage	V_d 2 - 4 kV
DC output voltage (regulated)	V_o 600 V
Load current	I_o 0 - 333 A
Switching frequency	f_s 4 kHz

Input voltage subject to wide variations
No load up to twice the rated current (at 3 kV input)
Medium frequency

First topology




Second topology



Comparison criteria


- Number of components
- Ratings of power semiconductor devices
- Size and weight
- Total power losses (conduction and switching) in power semiconductor devices
- Proper operation in the whole range of dc input voltage
- Operation in the whole range of load

Topology #1: Principles of Operation




- Mode 1. Operation is just the same as for a conventional hard switching PWM HB converter
- Mode 2. S_{1u} turns ON, resonance starts
 $i_{Lp} = \frac{V_d}{Z_c} \sin(\omega t) - \cos(\omega t) + \cos(\omega t)$ $i_{Lp} = I_m \sin(\omega t)$
- Mode 3. Capacitor current (i_c) reverses and flows through the anti-parallel diode of S_{1u} . S_{1u} is turned OFF with ZCS
- Mode 4. Secondary current (i_s) reduces to zero and cannot change direction. Reflected current in the primary side (i_p) circulates in S_{1u} . S_{1u} is turned OFF with ZCS
- Mode 5. C_u is completely discharged. Output current i_o freewheels through D_{1u} - D_{1l}

Topology #2: Principles of Operation




- Continuous conduction in L_p
- Mode 1. S_{1u} and S_{1l} are both turned ON, resonance starts between L_p and C_u . Current in L_p increases linearly. C_u is charged linearly
 $i_{Lp} = \frac{V_d}{Z_c} \sin(\omega t) - \cos(\omega t) + \cos(\omega t)$ $i_{Lp} = I_m \sin(\omega t)$
- Mode 2. Primary current (i_p) decreases to zero at $t = t_1$. S_{1u} is turned OFF with ZCS. C_u is still charged linearly as the path (S_{1u} , D_{1u}) remains on. i_{Lp} is damped to $V_{d,u} - D_u$. All are turned OFF.
- Mode 3. This mode is characterized by the sole conduction of the diodes D_{1u} and D_{1l} . Current in L_p decreases linearly. C_u and C_l are charged linearly.

Topology #2: Steady-State Output Voltage Characteristics




- Continuous conduction in L_p
- If S_{1u} remains ON longer time than S_{1l} , i.e. $D_u > D_{u,min} (=k/2)$:
 $V_{o,n} = \frac{1}{1-D_u} \sin \pi D_u \frac{D_u - D_{u,min}}{2k}$

Topology #1: Steady-State Output Voltage Characteristics



- If C_u is completely discharged before $t = T_s/2$:
 $V_{o,n} = \frac{2}{\pi} \int_0^{\pi} V_{d,u}(\alpha) d\alpha$
 $= 2D_u \frac{1}{\pi} \left[(\alpha + \pi) + I_m \frac{\cos(\alpha + \pi)}{2f_s} \right]$
- Topology #1 is not able to supply 600 V at light loads
- A solution consists in making the auxiliary circuit inoperative? S_{1u} and S_{1l} achieve hard switching

Topology #2: Operation at No Load



- At no load, S_{1u} remains ON less time than S_{1l} , i.e. $D_u < D_{u,min} (=k/2)$:
 $V_{o,n} = \frac{1}{1-D_u} \sin \pi D_u \frac{D_u - D_{u,min}}{2k}$
- Simulation results with Saber
- Discontinuous conduction in L_p

Comparison

Number of components

- Topology #1: 3 switches, 4 diodes, 7 passive components (including MF transformer)
- Topology #2: 4 switches, 6 diodes, 5 passive components (...)


Ratings of power semiconductor devices

Topology	Power device	Part number	Rated voltage (kV)	Rated current (A)
#1	S_{1u}	FF2200R12K2	12	200
	D_{1u}	FF1500R12K2	12	200
#2	S_{1u}	FF2200R12K2	12	200
	S_{1l}	FF1500R12K2	12	200

Total power losses in power semiconductor devices

Topology	Power device	Power losses (W)	Efficiency (%)
#1	S_{1u}	1543	119.7
	D_{1u}	4671.2	
#2	S_{1u}	2467	
	S_{1l}	2142.8	167.5

Proper operation in the whole range of dc input voltage



- Conduction losses
 $P_{con} = V_d I_m + r I_m^2$
- Hard-switching losses
 $P_{hs} = f_s (E_{on} + E_{off}) I_{c,HS}$
- Soft-switching losses and diodes turn-off recovery losses are ignored
- In order that: $V_{o,n} > 3.6$ kV (redundancy reason)
 $m > 0.28$
- With $m > 0.28$, Topology #2 is not able to supply 600 V output, when $V_d > 3.6$ kV

Size and weight

Topology	Current (A)	Voltage (kV)	Weight (kg)
#1	333	3.6	1200
#2	333	3.6	1200

Operation in the whole range of load

- Topology #1: YES but it is necessary to adapt the control scheme at light load making the auxiliary circuit inoperative (hard-switching)
- Topology #2: YES it is inherently able to operate correctly from no load to the maximum load of the power supply, provided that D_u is reduced below $D_{u,min}$

Conclusion

Comparison

	Topology #1	Topology #2
Global power rating of power semiconductor devices	●	●
Overall weight and size reduction of passive components	●	●
Total power loss of power semiconductor devices	●	●
Operation in the whole range of dc input voltage	●	●
Operation in the whole load range	●	●

strengths

Yet, the overall size and weight reduction gain is expected to be rather in favour of Topology #2. Qualitative reasons for that are:

- Topology #1 includes two additional passive components (C_u and L_p)
- Input inductor L_p is expected to be smaller in Topology #2 due to the interleaved input current ripple drawn by the primary step-up converter 2a1.
- Due to conduction between input step-up converter and HB inverter in Topology #2, the common capacitance value of the capacitors leg can be kept very low.